DIFFLOGIC
LIVE

Serial Number

99472037

Owner

DiffLogic Inc.

Attorney

Justin Flanagan

First Use Date

Nov 28, 2022

Filing Date

Oct 30, 2025

Add to watchlist:

No watchlists yet
View on USPTO

DIFFLOGIC Trademark

Serial Number: 99472037

DIFFLOGIC is a trademark filed by DiffLogic Inc. on October 30, 2025. The trademark is classified under Class 9 (Computers & Electronics), Class 42 (Computer & Scientific). The application is currently pending registration.

Owner Contact Info

DiffLogic Inc. (2 trademarks)

1111B S Governors Ave STE 21374
Dover, DE 21374

Entity Type: 03

Trademark Details

Filing Date

October 30, 2025

Registration Date

Not Registered

First Use Anywhere

November 28, 2022

First Use in Commerce

April 10, 2025

Goods & Services

Downloadable computer software for the creation, simulation, optimization, and deployment of intellectual property (IP) cores for integration into field-programmable gate arrays (FPGAs), application-specific integrated circuits (ASICs), and other programmable hardware devices; Downloadable computer software for providing a library of logic gate networks; Downloadable computer software for a framework for machine learning training and inference with logic gate networks; Downloadable computer software for machine learning training and inference; Downloadable computer software for artificial intelligence training and inference; Downloadable computer software for solving machine learning tasks using logic gate networks with discretization, optimization, and parametrized relaxation techniques; Downloadable computer software for the design and generation of integrated circuits using logic gate network-based machine learning; Downloadable computer software for electronic design automation (EDA) using logic gate networks for integrated circuit design; Integrated circuits; Programmable logic controller (PLC); Semiconductor devices; Silicon chips

Technological planning and consulting services in the field of the creation, simulation, optimization, and deployment of intellectual property (IP) cores for integration into field-programmable gate arrays (FPGAs), application-specific integrated circuits (ASICs), and other programmable hardware devices; Technological planning and consulting services in the field of computer software, artificial intelligence, and machine learning; Technological planning and consulting services in the field of the design, planning, implementation, and use of computer software for building logic gate networks; Technological planning and consulting services in the field of software utilization, architecture, and optimization for logic gate network-based machine learning; Technological planning and consulting services in the field of integrated circuit design using logic gate network-based machine learning; Technological planning and consulting services in the field of designing and developing software and methodologies for machine learning-based generation of integrated circuit architectures

Filing History

NOTIFICATION OF NON-FINAL ACTION E-MAILED
Mar 18, 2026 GNRN
NON-FINAL ACTION E-MAILED
Mar 18, 2026 GNRT
NON-FINAL ACTION WRITTEN
Mar 18, 2026 CNRT
ASSIGNED TO EXAMINER
Mar 16, 2026 DOCK
NOTICE OF DESIGN SEARCH CODE E-MAILED
Mar 12, 2026 MDSM
NEW APPLICATION OFFICE SUPPLIED DATA ENTERED
Mar 12, 2026 NWOS
APPLICATION FILING RECEIPT MAILED
Oct 30, 2025 MAFR
NEW APPLICATION ENTERED
Oct 30, 2025 NWAP