DIFFLOGIC
LIVE

Serial Number

99154281

Owner

DiffLogic Inc.

Attorney

Justin K. Flanagan

First Use Date

Nov 28, 2022

Filing Date

Apr 24, 2025

Add to watchlist:

No watchlists yet
View on USPTO

DIFFLOGIC Trademark

Serial Number: 99154281

DIFFLOGIC is a trademark filed by DiffLogic Inc. on April 24, 2025. The trademark is classified under Class 9 (Computers & Electronics), Class 42 (Computer & Scientific). The application is currently pending registration.

Owner Contact Info

DiffLogic Inc. (2 trademarks)

1111B S Governors Ave STE 21374
Dover, DE 21374

Entity Type: 03

Trademark Details

Filing Date

April 24, 2025

Registration Date

Not Registered

First Use Anywhere

November 28, 2022

First Use in Commerce

April 10, 2025

Goods & Services

Downloadable computer software for providing a library of differentiable logic gate networks; Downloadable computer software for a framework for machine learning training and inference with logic gate networks; Downloadable computer software for machine learning training and inference; Downloadable computer software for artificial intelligence training and inference; Downloadable computer software for solving machine learning tasks using logic gate networks with discretization, optimization, and parametrized relaxation techniques; Downloadable computer software for the design and generation of integrated circuits using logic gate network-based machine learning; Downloadable computer software for electronic design automation (EDA) using differentiable logic gate networks for integrated circuit design; Integrated circuits; Programmable logic controller (PLC); Semiconductor devices; Silicon chips

Technological planning and consulting services in the field of computer software, artificial intelligence, and machine learning; Technological planning and consulting services in the field of the design, planning, implementation, and use of computer software for building differentiable logic gate networks; Technological planning and consulting services in the field of software utilization, architecture, and optimization for logic gate network-based machine learning; Technological planning and consulting services in the field of integrated circuit design using logic gate network-based machine learning; Technological planning and consulting services in the field of designing and developing software and methodologies for machine learning-based generation of integrated circuit architectures

Filing History

TEAS/EMAIL CORRESPONDENCE ENTERED
Dec 28, 2025 TEME
CORRESPONDENCE RECEIVED IN LAW OFFICE
Dec 28, 2025 CRFA
TEAS RESPONSE TO OFFICE ACTION RECEIVED
Dec 28, 2025 TROA
APPLICATION EXTENSION GRANTED/RECEIPT PROVIDED
Dec 23, 2025 XELG
APPLICATION EXTENSION TO RESPONSE PERIOD - RECEIVED
Dec 23, 2025 XELR
NOTIFICATION OF NON-FINAL ACTION E-MAILED
Sep 23, 2025 GNRN
NON-FINAL ACTION E-MAILED
Sep 23, 2025 GNRT
NON-FINAL ACTION WRITTEN
Sep 23, 2025 CNRT
ASSIGNED TO EXAMINER
Sep 16, 2025 DOCK
NEW APPLICATION OFFICE SUPPLIED DATA ENTERED
Sep 2, 2025 NWOS
APPLICATION FILING RECEIPT MAILED
Apr 24, 2025 MAFR
NEW APPLICATION ENTERED
Apr 24, 2025 NWAP