SHIFT-LEFT METHODOLOGY FOR RAMS ANALYSIS
LIVE

Serial Number

99300011

Owner

BQR Reliability Engineering, Ltd.

Attorney

Roy D. Gross

First Use Date

Jul 23, 2025

Filing Date

Jul 23, 2025

Add to watchlist:

No watchlists yet
View on USPTO

SHIFT-LEFT METHODOLOGY FOR RAMS ANALYSIS Trademark

Serial Number: 99300011

SHIFT-LEFT METHODOLOGY FOR RAMS ANALYSIS is a trademark filed by BQR Reliability Engineering, Ltd. on July 23, 2025. The trademark is classified under Class 9 (Computers & Electronics). The application is currently pending registration.

Owner Contact Info

BQR Reliability Engineering, Ltd.

5 Mazal-Eliezer St.
Rishon Le Zion 75101 , IL

Entity Type: 16

Trademark Details

Filing Date

July 23, 2025

Registration Date

Not Registered

First Use Anywhere

July 23, 2025

First Use in Commerce

July 23, 2025

Goods & Services

Downloadable computer software for electronic design automation (EDA) in the nature of computer-aided design in the field of engineering for reliability, availability, maintainability and safety (RAMS) analysis, and for optimizing maintenance systems for integrated logistic support (ILS); Downloadable computer software using artificial intelligence (AI) for analyzing individual components of a computer system; Downloadable computer software for providing thermal resistance data and stress metrics for 3D thermal simulations; Downloadable computer software for collecting comprehensive data on printed circuit board (PCB) components and their operational conditions; Downloadable computer software for engineering applications, namely, for detecting failure modes; Downloadable computer software for providing engineering design tools for detecting failure modes, effects, and criticality analysis; Downloadable computer software for detailed analysis of electrical stress in electronic circuits; Downloadable computer software for using artificial intelligence (AI) for automated circuit stress calculation; Downloadable computer software for leveraging automated schematic rule faults early in the schematic checking, component derating analysis, and pre-layout stress phase, for the purpose of preventing costly late simulations at the schematic phase of electronic product design; Downloadable computer software for detecting design errors and potential faults in the design of circuits

Filing History

NOTIFICATION OF NON-FINAL ACTION E-MAILED
Mar 18, 2026 GNRN
NON-FINAL ACTION E-MAILED
Mar 18, 2026 GNRT
NON-FINAL ACTION WRITTEN
Mar 18, 2026 CNRT
TEAS/EMAIL CORRESPONDENCE ENTERED
Mar 18, 2026 TEME
CORRESPONDENCE RECEIVED IN LAW OFFICE
Mar 18, 2026 CRFA
ASSIGNED TO LIE
Mar 18, 2026 ALIE
TEAS RESPONSE TO OFFICE ACTION RECEIVED
Mar 17, 2026 TROA
NOTIFICATION OF NON-FINAL ACTION E-MAILED
Dec 17, 2025 GNRN
NON-FINAL ACTION E-MAILED
Dec 17, 2025 GNRT
NON-FINAL ACTION WRITTEN
Dec 17, 2025 CNRT
ASSIGNED TO EXAMINER
Dec 10, 2025 DOCK
NEW APPLICATION OFFICE SUPPLIED DATA ENTERED
Dec 2, 2025 NWOS
APPLICATION FILING RECEIPT MAILED
Jul 23, 2025 MAFR
NEW APPLICATION ENTERED
Jul 23, 2025 NWAP