CHIPLET STUDIO
LIVE

Serial Number

99599924

Owner

Baya Systems, Inc.

Attorney

Neil A. Salyards

Filing Date

Jan 16, 2026

Add to watchlist:

No watchlists yet
View on USPTO

CHIPLET STUDIO Trademark

Serial Number: 99599924

CHIPLET STUDIO is a trademark filed by Baya Systems, Inc. on January 16, 2026. The trademark is classified under Class 9 (Computers & Electronics). The application is currently pending registration.

Owner Contact Info

Baya Systems, Inc. (5 trademarks)

5201 Great America Parkway, Suite 100
Santa Clara, CA 95054

Entity Type: 03

Trademark Details

Filing Date

January 16, 2026

Registration Date

Not Registered

Goods & Services

Downloadable computer software used as a development tool for use in the design of integrated circuits, namely, software for interconnect design and topology optimization for design of Network on a Chip (NOC) and System on a Chip (SOC) and software for the design of coherent memory subsystems of Network on a Chip (NOC) and System on a Chip (SOC), and chiplet devices; Design libraries, namely, downloadable electronic data files for use in integrated circuit and semiconductor design, namely, data files for interconnect design and topology optimization for design of NOC, SOC devices and data files for the design of coherent memory subsystems of NOC, SOC and chiplet devices; Micronetworks for use in the design of integrated circuits, namely, micronetworks for interconnect design and topology optimization for design of NOC and SOC devices and micronetworks for the design of coherent memory subsystems of NOC, SOC and chiplet devices; integrated circuit cores in the nature of system-level protocol cores and software drivers for use in automotive electronics, consumer electronics, communication devices, and computers; Downloadable software application design tools for use in design of integrated circuits, namely, software application design tools for interconnect design and topology optimization for design of NOC and SOC devices and system-level protocol cores and device drivers for the design of coherent memory subsystems of NOC, SOC and chiplet devices

Filing History

NOTIFICATION OF NON-FINAL ACTION E-MAILED
May 27, 2026 GNRN
NON-FINAL ACTION E-MAILED
May 27, 2026 GNRT
NON-FINAL ACTION WRITTEN
May 27, 2026 CNRT
ASSIGNED TO EXAMINER
May 14, 2026 DOCK
NEW APPLICATION OFFICE SUPPLIED DATA ENTERED
May 6, 2026 NWOS
APPLICATION FILING RECEIPT MAILED
Jan 16, 2026 MAFR
NEW APPLICATION ENTERED
Jan 16, 2026 NWAP